rtl_lib/arbitrary_width_memory.py · cc974b1a0880907469c7a0a8f0b7af6763cd2512 · Kia / Hammer FPGA backend · GitLab

Skip to content

GitLab

Explore

Sign in

hammer-fpga-backend
rtl_lib
arbitrary_width_memory.py

Blame Permalink

Apr 04, 2021
cc974b1a

rename the confusing "left" and "right" bit index stuff, pt 2 · cc974b1a
Kia authored Apr 04, 2021

cc974b1a

rename the confusing "left" and "right" bit index stuff, pt 2
Kia authored Apr 04, 2021

Loading