Skip to content
Snippets Groups Projects
Select Git revision
  • master default
1 result
You can move around the graph by using the arrow keys.
Created with Raphaël 2.2.028Oct26Apr2214964229Mar2414131197632Feb31Jan292519151413115427Dec1225Nov874130Oct28151211107629Sep18161525Aug24222119181716151210623Jul218Jun74330May29252310743230Apr28129Mar616Feb27Jan26251918141312530Dec292523222117141312118764130Nov262221169CFG nowmastermasterthis is actually the hard-mode CFG (technically it's also a regular language but whatever that's fine!)use the all-inclusive external bus definition insteadqualify variablesupdate naming after previous renamesadd code to create the recordsmove buses/layouts into single filewrite more subcomponent bus interface definitionsadd calculation for width of serialization bus/memoryadd index stack interfaceexplain width of parse tree streamadd parse stack interfaceterminology rename; "StackItems" is confusing because it's unclear whether it refers to the width of the item or the width of the index needed to address them. We select "StackDepth" because that's a bit more clear, hopefully.remove command_width as parameteradd underscores, restate data_out widths for the stacksstart including the subcomponent's layouts inside the top-level internal bus layoutreduce table renamesstack renameslikewise for the GOTO table's bus Layoutrenameshift/reduce table Layout done the right wayfixed typorepeat ourselves a bitspacingredoing the table/stack Layouts to just take the language parameters; also fixed bug where we were mistakenly indexing by nonterminals and not reduce rulesreorderspacingconditionally add the components necessary for serializing if we're asked to generate a parse treesplit Layouts into internals/externalsreorder two tables in the documentationmoduleimportsmove directory to facilitate importingwe've decided to accept the extra clock cycle from nowstart typing up notes on research directions and more advanced microarchitecturesstart working on downstream transaction flow control (the case where we present data but downstream isn't ready yet)document slicerattempt to fix the desync bugtest using the internal nMigen "Part" function from nmigen.hdl.ast to see if we can do variable-width slicing but no alas it failsrestore omitted line, use the refolder to initialize the memory